Add option to run Verilog simulator against SDRAM model