- Entity parsing improving :
* better codstyling robustness (C4.vhd and C5.vhd) <-- clean_line now reformat coding style by adding space between each symbol
* support of unsigned and signed keywords

- Add a new test C5
Bugfix : First wire after port should miss
Features added : if clk is present in wireName a clock symbol is drawn