use 2 timesteps per cycle for testbench generated vcd
move common code into harness.bash
add patterns test to make sure we cover everything
change namespace and have verilog output to file instead of stdout