Reduced the clock rate on Maxeler builds. Also added pipelining to FPGA Experiment script.