Fixed building verific bindings
Fixed SigBit(RTLIL::Wire *wire) constructor
Added test_verific mode to tests/fsm/generate.py
Fixed handling of constant-true branches in proc_clean