board layout and schematic refinement