reset FPGA upon program start