Added default Verilog class.