Multiply example.
Fix the "always" in Verilog.
When assigning a negative number to unsigned, automatically convert it to positive number in 2's completion.
Subtract example.
[Test] Update the simulator test.
Edit arithmetic operations in Unsigned type.
[Test] Unit tests for Unsigned type.
Edit Signed and Bool.
[Test] Tests for Signed type.
Comparator example.