basic module definition

Can take a basic xcos system and generate a skeleton verilog
module definition.
TODO:
1. output port width calculation via some sort of iterative
walkthrough from input ports.
2. verilog link defintions
3. verilog block definitions