found problem in software toolchain, bin2mif generates mif that ModelSim cannot initilize coregen ram. For now manually create mif. Need check bin2coe tool as well. Current Design takes 5 cycles to complete a LW, the reason is IMEM and DMEM are synchronous read. Need to modify design to treat IMEM and DMEM as pipeline registers