Added comment.
Fixed reading form FIFO

Because FIFO output appears at the next clock cycle, reading from I/O
would fail.
Fixed with a control-register write access in order to activate the
read port of the FIFO first.
Read and discard CRC16 from endpoint.
Delay sending of ACK by one clock cycle.

CRC16 is not ready after rx_active fell.