Update Makefile used by iverilog.
Import Xilinx project and constraints.