Major project on modelling mis-match errors in time-interleaved ADCs and developing compensation algorithms