Add CIT Roussillon Bus to modules.