Major changes in the design

- Changed the design to mirror existing RISC-16 architecture linked in
the processor's description:
* 16-bit wide instructions
* 16-bit registers
- Changed reset to synchronous
- Added ALU block to the CPU
- Added internal signals to support register file and operands
- Implemented and tested ADD and SUB instructions