experiments with Prim and Const translation
remove primToConst experiment
simple tests
Comment: "Diagram and Verilog"