Problem 2.2: Logic Gates, [Book] Circuit Design with VHDL