adding steps needed to proceed with fpga design
5_3_lifting_no-scaling.doc