Automated test bench generator for verilog designs.