Architecture of SIxteen-bit MicroProcessor for Laboratory Experiment in Verilog-HDL