SPI Communication with ARM cortex M0