pins PB0 and PB1 switched (so the latching pin is close to SPI iface)