Verilog Custom Instruction Module