Fixed an import and constructed the shared L3 within the simulator for
both CPUs. Need to work out sharing and how to know when data is going
to write out.