A Pipelined 9-Bit CPU Simulation in System Verilog.