Use unique registers for loads
First pass implementing L1 data cache.