[ASIO] Fixed port retention logic.