How can you simulate the design properly if and AND gate has a result 1 and its outputConnector has a state 0?