A scalable parallel processor hardware design in SystemVerilog.