This is a Multicycle CPU design coded in Verilog Hardware Description Language