Design and implementation of a high-level synthesis tool capable of creating a synthesizable high-level state machine (HLSM) description in Verilog from a C-like sequential program supporting conditional and loop constructs while providing various scheduling alternatives.