Don't blow up constants unneccessarily in Verilog frontend