The objective of this project is develop a visual interface to build vhdl code, and generate automatically the content of it.