Working Verilog highlighter and test case; update to Monokai_Sublime to display Verilog types

Update verilog.js

Add type names, fix things ported from vhdl.js
Create verilog.js

Based on VHDL parser