Working VHDL
Merge branch 'master' of https://github.com/sdiemert/seng440-rsa