it is now possible to run Chisel generated Verilog for rv32_1stage using Icarus verilog, but since the host interface is not used, dhrystone would not run