Add Verilog and SystemVerilog support for the // case