Corrected upper address for SDRAM.
Added synchronizer to done signal that goes from SDRAM clock domain back to JTAG clock domain.