Initial commit of VGA controller module
Initial commit of clock divider source and test bench
Initial commit of level to pulse component. This component converts a multicycle signal into a single cycle pulse.
Initial commit of button debounce. Uses a slow clock to sample a noisy input signal.
Initial commit of files used for arbitrary line drawing using the Bresenham algorithm.