Added support for derived clock.
Use the casc_clk_div to cascade 1 or more clocks. Use a clock source of -1 to divide the main clock.
CLK_NUM_TOT must be identical on all the casc_clk_div,pdm,pwm modules in your design.
The PDM and PWM modules now take a CLK_NUM parameter to select which clock to use.