Added submission folder and packaged tut3-verilog.