dev_revison2: added new source files for zed board to root and rebuilt with gradle, synthesis still failing:axi port error port is driven by sourceless connector:CV