Code generation updated

Verilog code generation is almost complete, only the "include flag code"
function does not work. Several bugs were resolved regarding Verilog
code generation as well. The new minimum number of bits for the creation
of an LFSR class is 2. The "About" section has also been added.