Xilinx PDL constraints generator.