* Removed numerous errors, schematic now passes ERC test.
* Arranged footprints on PCB to prepare for routing