USB 1.1  Simulation  (VHDL)