Mikes clock data synced sampling in verilog.