Added the Lab3 files.

Module and testbench are completed and debugged for problem 2. Problem 3
seems to work in simulation, but hasn't been programmed to an FPGA yet.