use original verilog names in module ports when exporting back to verilog.