initialize memory by reading bin file from verilog instead of using modelsim hex file
make sure pc_ctrl stop halts rest of processor