Add fast access requirement and justify it with low and/or/shift overhead (Intel, ARM has similar numbers).
Precise Intel numbers (latency not throughput). Add Silvermont reference for low-power relevance.