Scripts for prettifying VHDL and Verilog files