verilog code for an up-counter on a spartan6 FPGA