Renaming original runsim file for the verilog-based testbench
Adding a standalone testcase file.
This testcase still reads from a text file in order to send packets, but it is no loner combined with the tb file.
Creating a testbench module that basically instantiates the DUT and the testcase.
Updating runsim file in order to create a SV OOP testbench