A toy MIPS pipelined CPU in Verilog.