Verilog implementation of a stack machine